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Abstract—A simple nonlinear technique for the design of
high-efficiency and high-power switching-mode oscillators is
presented. It combines existing quasi-nonlinear methods and the
use of an auxiliary generator (AG) in harmonic balance. The AG
enables the oscillator optimization to achieve high output power
and dc-to-RF conversion efficiency without affecting the oscilla-
tion frequency. It also imposes a sufficient drive on the transistor
to enable the switching-mode operation with high efficiency. Using
this AG, constant-power and constant-efficiency contour plots
are traced in order to determine the optimum element values.
The oscillation startup condition and the steady-state stability are
analyzed with the pole-zero identification technique. The influence
of the gate bias on the output power, efficiency, and stability
is also investigated. A class-E oscillator is demonstrated using
the proposed technique. The oscillator exhibits 75 W with 67%
efficiency at 410 MHz.
Index Terms—Class-E tuning, high-efficiency oscillator, non-
linear optimization, oscillation stability, startup criterion.
I. INTRODUCTION
RF AND microwave high-power sources have diverse appli-cations in the industrial and scientific fields, including in-
duction heating, electric welding, RF lighting, and plasma gen-
eration [1], [2]. For power sources, the efficiency is an important
aspect because high power loss and its resulting thermal stress
will degrade the reliability of transistors and increase the cost
for thermal management.
A number of papers [3]–[9] have been devoted to improve
the dc-to-RF conversion efficiency of oscillators by adopting the
switching-mode amplifier concepts. In [3] and [4], class-E os-
cillators are designed by synthesizing the required phase shift
with a feedback network. However, the assumption of lumped
elements and the approximate calculation of the transistor phase
shift make the technique difficult to apply to high-frequency os-
cillators. In [5] and [6], an experimentally tunable feedback net-
work is added to standalone class-E and class-F amplifiers, re-
spectively, to give an oscillation at higher frequency. The small-
signal circular function [5] and the required attenuation of the
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feedback network [6] are calculated to fulfill the oscillation con-
dition, but no systematic nonlinear technique is proposed for the
design. In [7], the design criterion is also linear and based on
the calculation of a small-signal loop gain providing high effi-
ciency in the high-power oscillator. On the other hand, [8] and
[9] present systematic nonlinear-design procedures based on the
load–pull optimization of the transistor harmonic terminations.
These load–pull techniques are versatile and powerful since they
are not constrained to a specific embedding topology. However,
the performance of the final design is closely dependent on the
synthesis accuracy at the different harmonic frequencies.
In this paper, a new systematic nonlinear technique to op-
timize the output power and efficiency of switching-mode os-
cillators is proposed. Although constrained to a specific feed-
back-network topology, the technique enables a simple and re-
liable design of high-efficiency oscillators, taking into account
an arbitrary number of harmonic components. It combines ex-
isting quasi-nonlinear methods [10], [11] with the use of an aux-
iliary generator (AG) [12] in harmonic balance (HB). An AG is
an ideal voltage generator introduced into the circuit only for
simulation purposes. It operates at the oscillation frequency and
fulfills a nonperturbation condition of the steady-state solution
[12]. In the optimization of the switching-mode oscillators, the
AG has a twofold role. First, the AG is used to set the oscilla-
tion frequency to the desired steady-state value. Hence, circuit
parameters can be optimized to maximize the output power and
efficiency without affecting the oscillation frequency. Second,
the AG with large voltage amplitude drives the transistor in deep
saturation region, which leads to the switching-mode operation
with high efficiency.
To achieve a robust convergence of the HB system including
the AG, the provision of suitable initial values is of importance.
Accordingly, a quasi-nonlinear design is initially performed
using the techniques developed in previous papers [10], [11].
This gives the proper circuit topology and the initial values
for the circuit elements. Here, a nonlinear optimization of the
amplifier is also carried out, tracing contour plots of the output
power and drain efficiency versus critical circuit elements. The
appropriate embedding network for the oscillator circuit is then
determined from the resulting terminal voltages and currents.
The oscillator optimization is performed with an AG, the
amplitude of which is made equal to that of the input-ter-
minal voltage in the former amplifier design. This ensures the
switching-mode operation of the transistor. Using the AG,
the circuit parameters are tuned to achieve high output power
and efficiency at the specified oscillation frequency. Contour
plots are traced to determine the optimum element values. The
oscillation startup and steady-state stability are verified with
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Fig. 1. Schematic of the class-E amplifier. The input-drive frequency is set
to the oscillation frequency. TL is a transmission line added at the gate to
facilitate the layout of the feedback network, which will be synthesized in
Section II-B. Dashed lines represent the reference planes for the synthesis.
the pole-zero identification technique [13], [14]. The influence
of the gate bias on the oscillator output power, efficiency, and
stability is analyzed, together with the causes for the common
observation of hysteresis versus the gate bias in high-power
oscillators. The techniques have been applied to the design of a
class-E oscillator, which showed an output power of 75 W from
a single transistor and 67% dc-to-RF conversion efficiency at
410 MHz.
This paper is organized as follows. Section II presents the
optimization of the initial class-E amplifier and the synthesis
of the embedding network. Section III presents the nonlinear
optimization of the class-E oscillator, the verification of the os-
cillation startup, and the stability analysis of the steady-state
solution. Section IV presents the analysis of the influence of the
gate bias on the oscillator output power and efficiency. Finally,
Section V presents the experimental results.
II. OPTIMIZATION OF CLASS-E AMPLIFIER AND
SYNTHESIS OF EMBEDDING NETWORK
The class-E oscillator considered in this study consists of a
transistor that operates in the saturation region, and an embed-
ding network that includes the output load. The transistor in an
oscillator operates in the same way as in an amplifier under the
same set of terminal voltages and currents [10]. Thus, a class-E
amplifier with optimized performance is first designed. The em-
bedding network is then synthesized, applying the substitution
theorem to the optimized terminal voltages and currents [11].
It should be noted that this synthesis considers only the funda-
mental frequency, thus the performance of the designed oscil-
lator will be further investigated with the proposed fully non-
linear technique in Section III.
A. Optimization of Class-E Amplifier
The schematic of the class-E amplifier is shown in Fig. 1.
The active device is the MRF183 LDMOS from Freescale Semi-
conductor Inc., Austin, TX. The series LC tank resonates at the
input-drive frequency , which must be the same as the oscil-
lation frequency, i.e., MHz. Note that the detuning in-
ductance required for the zero voltage switching (ZVS)
[15] is separated from the LC tank. The input-drive level
and the output circuit parameters ( and )
are optimized so that the amplifier achieves a proper class-E
tuning, which leads to high drain efficiency.
The loaded factor of the series resonator is set to
18. This is higher than usual in class-E amplifiers, where the
is usually below 10. The higher increases losses slightly,
but helps to obtain a more stable oscillation. and




Assuming 2 for , the equations give pF and
nH. Since this transistor already has an output
capacitance that is near 36 pF [16], is completely absorbed
into the transistor.
Starting from these initial values, an HB optimization is per-
formed next using the nonlinear transistor model provided by
the vendor. The considered value of the input-drive amplitude
is V for which the transistor operates in the satu-
rated region. For the HB simulation, 11 harmonic components
are taken into account. Contour plots of constant output power
and constant drain efficiency are traced, respectively, as func-
tions of and , shown in Fig. 2. As can be seen, the
optimum element values to achieve the highest drain efficiency
are not the same as the ones providing the highest output power.
The output power keeps increasing until becomes zero,
whereas a small detuning inductance is required to satisfy the
ZVS condition for the highest drain efficiency. This is due to
the fact that the output power has its maximum value at the net
resonance frequency of the output LC tank including .
We choose nH and , which give the
highest efficiency at the expense of some loss of output power.
After setting and to the above optimum values
obtained for V, the influence of the input-drive level
is analyzed. A sweep in is carried out, the results of which
are shown in Fig. 3. As a compromise between the saturated
operation and the maximum voltage rating of the transistor, the
initially considered value V is chosen. This provides
an output power of 58 W and a drain efficiency of 73%.
B. Synthesis of Embedding Network
Once the HB optimization of the amplifier has been carried
out, the next step is to synthesize the embedding network from
the terminal voltages and currents at the reference planes of
Fig. 1 (indicated via dashed lines). For convenience, both the
transmission line and the series LC tank are taken inside
the reference planes. This choice of the output-reference plane
facilitates the synthesis of the embedding network. Although the
optimum terminal voltages and currents are calculated with 11
harmonic components, the strong bandpass-filtering action of
the LC tank allows a synthesis of the embedding network at
the fundamental frequency only, without substantial degrada-
tion of the design accuracy. At all other harmonic frequencies,
the drain of the transistor will be terminated by a shunt capaci-
tance or , which is the proper harmonic loading for a class-E
oscillator.
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Fig. 2. (a) Simulated output power and (b) drain efficiency of the class-E am-
plifier as functions of detuning inductance and load resistance. The drain and
gate bias voltages are 25 and 4 V, respectively.
Fig. 3. Simulated output power and drain efficiency as a function of the input-
drive level V . L and R are tuned to the maximum drain efficiency
point. The dotted line at 40 V represents the determined input-drive level for the
saturated operation.
The embedding network is usually configured as a T-net-
work or -network [11]. In this study, a -network is chosen,
Fig. 4. Basic structure of the class-E oscillator consisting of a transistor, a series
LC tank, and an embedding network. The embedding network substitutes for the
input-drive source and output load circuitry of the class-E amplifier in Fig. 1,
keeping the same set of terminal voltages and currents.
as shown in Fig. 4. It consists of three reactive elements
and one resistive element representing
the load resistance. For this particular network, the two-port
-parameters relating the terminal currents and volt-
ages are
(3)
Thus, the four element values are calculated in terms of the
terminal voltages and currents as follows:
(4)
(5)
In order for (4) and (5) to be solvable, the matrices on the
right-hand side must be invertible (not singular). As derived in
[11], this requires two conditions, easily fulfilled by the ampli-
fier: must not be zero and a phase difference between
and must exist. The element values for the T-network could
also be derived in a similar way.
The fundamental components of the terminal voltages and
currents of the optimized amplifier in Section II-A are shown in
Table I. The phase of is set to 0 without loss of generality.
The element values of the embedding network, obtained from
(4) and (5), are shown in Table II. As can be seen, the network
will be composed of two capacitors for and , an inductor
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TABLE I
OPTIMIZED TERMINAL VOLTAGES AND CURRENTS
AT FUNDAMENTAL FREQUENCY
TABLE II
EVALUATED ELEMENT VALUES OF EMBEDDING NETWORK
AND CORRESPONDING CIRCUIT ELEMENTS
Fig. 5. Complete schematic of the class-E oscillator. The embedding network
is implemented by capacitors (C ;C ;C ), transmission lines (TL ;TL ),
and a 50-! load (R ). The AG, consisting of a voltage source and an ideal
bandpass filter inside the dashed box, is not a part of the oscillator, but will be
used for the nonlinear simulation of oscillatory solutions in Section III.
for , and a resistive component transformed from the output
load.
Fig. 5 shows the complete schematic of the class-E oscillator
with the implemented embedding network. A shunt transmis-
sion line of 110- characteristic impedance is used
for the implementation of . The 50- output load is trans-
formed to by a simple L-section matching ( pF and
a transmission line ) [17]. This oscillator configuration with
the determined element values will serve as the starting point
for the new nonlinear optimization, which will be presented in
Section III.
III. NONLINEAR OPTIMIZATION OF
THE OSCILLATOR PERFORMANCE
In Section II, the class-E oscillator was optimized in terms
of the output power and efficiency, taking into account the satu-
rated operation of the transistor. However, the design has two in-
trinsic limitations. As already stated, the synthesis of the embed-
ding network is carried out, considering only the fundamental
frequency. In spite of the judicious choice of the output-refer-
ence plane to reduce the influence of the other harmonic com-
ponents, the approach is not appropriate to accurately predict
the performance of switching-mode oscillators in which many
harmonics are strongly generated. Moreover, the onset of the
oscillation from a small-signal level is not guaranteed by the
steady-state oscillation condition. The oscillation startup should
be investigated separately to check whether or not the oscillation
is truly triggered and growing to the designed power level.
To overcome those limitations, a new optimization technique
taking into account all the generated harmonic components will
be employed, together with the stability analysis based on pole-
zero identification [13].
A. Nonlinear Optimization Through the AG Technique
The AG technique was initially proposed to avoid trivial so-
lutions in the HB simulation of autonomous circuits [12]. How-
ever, the AG can also be used for nonlinear oscillator design at
a specific frequency using HB. The AG, composed of a voltage
source and a bandpass filter in series (Fig. 5), is connected in
parallel at a circuit node. The AG frequency is made equal to
the oscillation frequency . The series bandpass filter
is an ideal short circuit at and an open circuit at all the other
frequencies. Thus, the AG amplitude agrees with the fun-
damental component of the voltage amplitude at the connection
node. Since the AG is introduced only for simulation purposes, it
should have no influence on the steady-state oscillatory solution.
This is imposed by the following nonperturbation condition:
(6)
where is the current through the AG at . Equation (6) is
solved through error-minimization or optimization procedures
with the HB system as the inner loop.
For the optimization of the power oscillator, the AG is con-
nected to the same node considered in the definition of the input-
reference plane in Fig. 1. Thus, the AG amplitude is made
equal to the input-drive amplitude V obtained in
Section II, i.e., V. In this way, the transistor is in deep
saturation during the nonlinear simulation, which leads to the
switching-mode operation of the oscillator. The AG frequency
is set to the desired oscillation value of 410 MHz. With
both the AG amplitude and frequency imposed by the designer,
two circuit element values must be determined in order to fulfill
the nonperturbation condition (6). In our oscillator, two capac-
itors in the feedback network, i.e., and , are calculated.
The rest of elements are set to the values obtained in Table II.
Equation (6) is solved through optimization in HB, considering
11 harmonic components. The simulation predicts 61-W output
power with 71% dc-to-RF conversion efficiency for the imposed
value, V. This agrees well with the amplifier
performance for the same input-drive voltage V in
Section II-A.
To investigate the influence of the feedback-element values
on the oscillator performance, two nested sweeps are carried out
in and . For each pair of capacitance values , the
oscillation amplitude and the capacitance (or the induc-
tance) in the series LC tank, i.e., (or ) are optimized
in order to fulfill the nonperturbation condition . It is
important to note that the oscillation frequency keeps the de-
sired value during the entire double sweep, which is ensured by
setting the AG frequency to MHz. In contrast, the
oscillation amplitude is modified during the sweep since is
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Fig. 6. Contour plots of the: (a) simulated dc-to-RF conversion efficiency and
(b) output power in the plane of (C ;C ). For the entire solutions, the oscilla-
tion frequency is fixed to 410 MHz. The points of a star and a square represent,
respectively, the original values of (C ;C ) obtained in Section II and the new
values nonlinearly optimized in the output power and efficiency.
one of the considered optimization variables, together with
(or ).
The simulated contours of constant output power and con-
stant efficiency in the plane of are shown in Fig. 6.
The efficiency in Fig. 6(a) exhibits its maximum value near the
point resulting from the quasi-nonlinear analysis, corresponding
to 2.6 pF of and 23.5 pF of (marked by a star). It means
that the effect of harmonic components on the efficiency is not
too significant in this class-E oscillator. This is mainly due to
the series LC tank with a high- factor, which prevents the har-
monics generated at the drain from affecting the output load.
This confirms the assumptions in the synthesis technique dis-
cussed in Section II-B. It is also interesting to see that the con-
tour plot in Fig. 6(a) has a narrow ridge of the efficiency along
the dashed line. By changing along this line, the os-
cillator output power could be optimized further, maintaining a
high efficiency of more than 67%.
As can be seen in Fig. 6(b), the output power does not show its
peak at the point marked with a star, but keeps increasing along
Fig. 7. Simulated voltage and current waveforms at the extrinsic drain terminal,
corresponding to the square point in Fig. 6. The drain and gate bias voltages are
25 and 4 V, respectively.
the dashed line toward the point marked with a square. Hence,
the feedback elements can be modified from the original values
determined in Section II in order to obtain a higher output power
without impairing the efficiency significantly.
For the circuit-element values corresponding to the square
point ( pF, pF), the oscillation ampli-
tude fulfilling the nonperturbation condition (6) at the imposed
frequency MHz is V. The predicted
output power is 85 W with 68% dc-to-RF conversion efficiency.
We did not want to further increase the output power because
the transistor might become too hot. Fig. 7 shows the simulated
voltage and current waveforms at the extrinsic drain terminal.
Due to the series LC tank and the complete absorption of
into the transistor output capacitance, the drain current exhibits
an almost sinusoidal waveform.
The above analysis and optimization are applied to the cir-
cuit in its steady-state oscillatory regime. However, even if the
obtained solutions are accurate and valid, the oscillator might
fail to start up from its dc solution with the optimized values of
the circuit elements. The oscillation startup from the dc regime
is due to the instability of the dc solution at the oscillation fre-
quency. Thus, the startup condition depends on this dc solution
and its stability properties. The stability of the dc solution and
that of the steady-state oscillatory solution must be separately
analyzed, as will be shown in Section III-B.
B. Stability Analysis
To verify the oscillation startup, the stability of the dc solu-
tion, coexisting with this oscillation, must be analyzed. This is
done with the pole-zero identification technique [13], which, in
the case of a dc solution, requires the calculation of the input
impedance function at a given circuit node through ac
analysis. A sweep in the frequency is carried out, applying
pole-zero identification to the resulting function . In our
class-E oscillator, the considered observation port, at which
is calculated, is defined between the gate node and
ground.
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Fig. 8. Evolution of the critical pole pair with the values of C and C varied
along the dashed line in Fig. 6. C is varied from 1 to 9 pF in steps of 1 pF
along the dashed line and the corresponding value of C is calculated from the
dashed-line equation.
For the stability analysis, the parameters and are varied
along the dashed line in Fig. 6 by changing in 1-pF steps
and calculating the corresponding from the linear equation
of the dashed line. Pole-zero identification is applied to the dc
solution associated with each pair of values and . For all
the points in the line, a pair of complex-conjugate poles, with
frequency close to the oscillation frequency, is located on the
right-hand side of the complex plane. The evolution of this crit-
ical pair of poles along the dashed line is shown in Fig. 8. All
the pairs are located on the right-hand side of the plane with a
nearly constant imaginary part. This implies that all the points
along the dashed line satisfy the oscillation startup condition
around 410 MHz. The nearly constant value of this frequency is
explained by the fact that the oscillation frequency was kept con-
stant at the nonlinear design stage by setting MHz.
However, the real part of the pole pair, indicating the instability
margin for startup, is very small at low values of and in-
creases as approaches the square point along the line.
This means that the square point is less likely to be affected in
startup by inaccuracies of the circuit model.
The stability of the steady-state oscillation at this optimum
point must also be analyzed, which will also be carried out using
the pole-zero identification technique [13]. For this analysis, the
AG is maintained at the amplitude V and frequency
MHz, which fulfill at the point marked
with a square in Fig. 6. A small-signal current source at fre-
quency is then added to the circuit. By the conversion-matrix
approach, the impedance function is calculated as the
ratio between the node voltage and the introduced current [13].
Pole-zero identification is applied to this impedance function.
For a rigorous analysis, several frequency intervals are consid-
ered in the range from 0 to . When sweeping near ,
a pair of complex-conjugate poles at this oscillation frequency
is located on the imaginary axis, as expected in an oscillatory
regime [12]. The rest of poles, for all the different frequency
sweeps, are located on the left-hand side of the complex plane,
which indicates a stable oscillation.
IV. ANALYSIS OF THE OSCILLATING SOLUTION
VERSUS THE GATE BIAS
Typically, class-E amplifiers and oscillators exhibit higher ef-
ficiency for gate bias below the threshold voltage. However,
in the case of oscillators, the startup does not occur for gate
bias below this threshold because no actual gain is exhibited by
the transistor and, thus, the dc solution is stable. Nevertheless,
after the oscillation buildup for gate bias above the threshold
voltage, it might be possible to experimentally reduce this bias
voltage below the threshold while the oscillatory regime is still
observed. This may lead to an oscillation with higher efficiency.
As an example, a triggering signal is used in [18] to start up a
high-efficiency oscillation at low gate bias voltage. The require-
ment for this signal must be due to the coexistence of the desired
oscillatory regime with a stable dc solution.
The evolution of the steady-state oscillation when reducing
the gate bias is analyzed here using an AG. For the simulation,
the element values of the optimized design corresponding to the
square point in Fig. 6 are considered. The gate bias is reduced
from V, calculating, at each sweep step, the oscillation
amplitude and frequency in order to fulfill the non-
perturbation condition . When performing
this gate-bias sweep, the bias can be reduced below the threshold
voltage with the HB solution still converging to a steady-sate os-
cillation. A switching-parameter algorithm [12] must be applied
to obtain the entire oscillation curve. Below a certain gate bias,
the AG amplitude is swept instead of and reduced to zero,
determining, at each sweep step, the bias voltage and os-
cillation frequency in order to fulfill the nonperturbation
condition .
In Fig. 9, the oscillation curve has been traced for four different
values of the drain bias voltage. Fig. 9(a) shows the output power
variation and Fig. 9(b) shows the efficiency variation versus the
gate bias. Each curve has a turning point that divides it into a
stable and an unstable section. As will be shown later, the solid-
line section corresponds to stable solutions, whereas the dashed-
line section corresponds to unstable ones. All curves start from
zero amplitude at the threshold voltage V. At this
voltage value, a Hopf bifurcation takes place in the dc solution
[12], i.e., a pair of complex-conjugate poles at the oscillation fre-
quency crosses the imaginary axis. The dc solution is unstable
above the threshold voltage. The Hopf bifurcation is of subcrit-
ical type [12], [19]. Thus, after the bifurcation, no stable oscil-
lation exists in the neighborhood of the dc solution, which gives
rise to a jump to the upper section of the oscillation curve in Fig. 9.
On the other hand, when the gate bias is reduced from a voltage
above the threshold, the oscillation persists until it reaches the
turning point, below which no oscillation is possible. Thus, a
hysteresis phenomenon is obtained versus the gate bias.
The stability of the oscillation curves in Fig. 9 has been
analyzed with pole-zero identification. A turning point in
a periodic-solution curve corresponds to the Floquet multi-
plier crossing the unit circle through [19]. Due to the
nonunivocal relationship between poles and multipliers, this is
equivalent to the simultaneous crossing of the imaginary axis
by a real pole and infinite pairs of poles with being
a positive integer and being the oscillation frequency [19].
For the pole-zero identification, a frequency sweep about
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Fig. 9. Simulated output power and dc-to-RF conversion efficiency in the os-
cillatory regime as a function of the gate bias voltage. Four drain bias voltages
(V ) are considered. The solid- and dashed-line sections represent the stable
and unstable oscillating solutions, respectively, in each solution curve.
will be initially considered. Near the turning point, a pair of
complex-conjugate poles is obtained at the oscillation
frequency. This is an additional pair of poles different from the
one located on the imaginary axis at , which exists for all
points in the curve due to the solution autonomy.
In the solid-line section of Fig. 9, near the turning point, the
pair of poles is located on the left-hand side of the com-
plex plane. When varying the gate bias from the solid-line sec-
tion to the dashed-line one around the turning point, the pair of
poles approaches the imaginary axis and crosses it at the turning
point. The pair of poles then stays on the right-hand
side for all the entire dashed-line section, thus this section is un-
stable. This is shown in the pole locus of Fig. 10, corresponding
to V. For all the considered solution points, another
pair of poles at , very close to the imaginary axis, is also ob-
tained. This is represented by solid squares. It must be pointed
out that to clearly obtain the two distinct pairs of poles at
and , high accuracy is necessary in the HB calculation
of the steady-state oscillating solution.
The hysteresis in the oscillation curves of Fig. 9 comes from
the fact that a high power oscillation is built up when the gate
Fig. 10. Evolution of the critical pole pair for the steady-state oscillating solu-
tion as the gate bias varies from the stable section to the unstable one near the
turning point in Fig. 9. The solid squares close to the imaginary axis represent
another pair of complex-conjugate poles at each bias point, exhibited due to the
singularity of the HB system for oscillating solutions.
Fig. 11. Gate voltage waveforms at different gate bias voltages. The threshold
voltage is represented by a thin solid line. The considered drain bias is 25 V.
bias reaches the threshold voltage. This is related with the high
input-drive voltage considered in the initial amplifier design
of Section II in order to ensure the switching-mode operation.
In the oscillator design, the embedding network is synthesized
from the terminal voltages and currents associated with this
high-amplitude solution. Once the oscillation builds up at gate
bias above the threshold, there exists a high-amplitude oscil-
lating signal at the gate over the quiescent gate bias voltage.
This signal turns the transistor on and off as in a switch, as
shown in Fig. 11 (the solid waveform). When the gate bias is
reduced below the threshold voltage, this self-generated input-
drive signal decreases in a continuous manner so it is still large
enough to make the transistor operate as a switch (see the dashed
waveform in Fig. 11). The situation is different when the gate
bias is increased from a dc regime. In that case, no oscillation
is possible until the threshold is reached because there is no
input-drive signal to the transistor.
When the gate bias is decreased to the turning point, the
self-generated input-drive signal becomes marginal to turn on
the transistor and thus to sustain the steady-state oscillation (see
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Fig. 12. Simulated evolution of the oscillating solution as the gate bias changes
from 4 V to different values. The fundamental component of the voltage at the
AG connection node is represented. The AG is disconnected at 0.1 s. The con-
sidered drain bias is 25 V.
the dotted waveform in Fig. 11). If the gate bias is further de-
creased, no oscillation is observed. As can be seen in Fig. 9, and
in agreement with the previous discussion, the gate bias voltage
at the turning point decreases with the drain bias because a larger
swing is obtained in the gate voltage waveform.
In switching-mode amplifiers and oscillators, the output
power is usually modified by varying the drain-bias voltage
[5], [7], [9], [20], [21]. The reduction of output power, which
might be required for some applications, is achieved by de-
creasing the drain bias, which generally gives rise to a severe
degradation of the drain efficiency [5], [7], [9], [21]. This can
be avoided by taking advantage of the possibility to maintain
the oscillation at the gate bias below the threshold voltage. It
enables the reduction of the output power without the efficiency
degradation. As shown in Fig. 9(a), the output power decreases
as the gate bias approaches the turning point. The efficiency,
however, increases with lower gate bias [see Fig. 9(b)], as
expected in a class-E oscillator. Hence, the output power can
be varied by changing the gate bias down to the turning point,
which provides higher efficiency. It must be noted, however,
that the stable oscillation and the stable dc solution coexist in
the interval comprised between the turning point and the Hopf
bifurcation. Each of these two stable solutions has its own
basin of attraction in the phase space [12]. Thus, the oscillatory
solution will be robust under noise and small perturbations, but
a big perturbation such as a high amplitude pulse may lead the
system back to the stable dc solution.
For a rough test for the robustness of the oscillation below the
threshold voltage, envelope-transient simulations [22], [23] are
performed. A sweep is carried out in the gate bias, which is re-
duced from V to lower values. At each bias-sweep step,
the HB solution corresponding to V is used as the ini-
tial value for the envelope-transient equations. Actually, an AG
with the steady-state values V and MHz,
corresponding to V, is connected to the circuit for
a short initial time interval and disconnected afterwards. This
disconnection is carried out with a time-varying resistor [24].
Fig. 12 shows the time variation of the first harmonic amplitude
of the voltage at the AG connection node. At 0.1 s, the AG
Fig. 13. Class-E oscillator built on FR-4 board. The transistor is mounted
directly on a heatsink through a slot in the board. The circuit size is
49 mm 35 mm.
Fig. 14. Measured output power and dc-to-RF conversion efficiency versus the
drain bias voltage.
is disconnected for all the values. After a certain transient
time, each solution reaches the steady-state amplitude, which
decreases with smaller , as expected from Fig. 9. When
is reduced below the turning point, e.g., V, the oscillation is
extinguished.
The simulation of Fig. 12 shows that, below the threshold
voltage, stable oscillation can be reached even when the ini-
tial conditions are not in the immediate neighborhood of the
steady-state values. The robustness of the oscillation will actu-
ally depend on the size of the basin of attraction for this solution
in the phase space [12], which would be extremely difficult to
determine.
V. EXPERIMENTAL RESULTS
The class-E oscillator designed following the proposed tech-
nique is fabricated on FR-4 board. Fig. 13 presents a photo-
graph of the oscillator mounted on a heatsink. An air-core in-
ductor from Coilcraft, Cary, IL, with a current rating of 7.2 A is
used for the inductor in the output LC tank. For tuning purposes,
Giga-Trim variable capacitors from Johanson, Boonton, NJ, are
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TABLE III
PERFORMANCE COMPARISON OF PUBLISHED SWITCHING-MODE OSCILLATORS
employed along with ATC multilayer capacitors. Initially, the
capacitors are tuned to the values synthesized in Section II-B
(marked by the star in Fig. 6). No oscillation starts up with these
component values, which is partly attributed to a small insta-
bility margin predicted in Fig. 8.
The capacitors are then tuned to the nonlinearly optimized
values obtained in Section III (marked by the square in Fig. 6),
which are 9.0 pF for and 18.7 pF for . The output power
is measured by a Bird 4022 power sensor and a 4421 power
meter. Fig. 14 shows the measured output power and dc-to-RF
conversion efficiency versus the drain bias voltage at three dif-
ferent gate bias voltages. The gate biases are slightly above the
threshold voltage of the transistor to give a free-running oscilla-
tion. The output power increases as the square of the drain bias,
as expected in a switching-mode operation [20]. The efficiency
increases rapidly at low drain bias and saturates at high drain
bias. As the gate bias increases, the efficiency is reduced, but the
oscillator exhibits higher output power. This is due to the fact
that the class-E tuning shows the highest efficiency with the gate
bias below the threshold voltage. The oscillator achieves the
highest efficiency of 69% with 67-W output power, and 67% ef-
ficiency with 75 W at higher bias voltage. These results are com-
pared with those of other switching-mode oscillators of high ef-
ficiency in Table III.
The hysteresis in terms of the gate bias is also experimentally
verified. After the oscillation builds up at a gate bias of 4 V,
the bias voltage is reduced gradually down to 0 V. The oscilla-
tion is sustained for all the gate bias voltages. Fig. 15 shows the
measured output power and efficiency versus the gate bias. The
output power decreases when the gate bias is reduced, whereas
the efficiency improves, in comparison with the values corre-
sponding to the gate bias of V.
The output power spectrum, measured by an Agilent E4407B
spectrum analyzer, is shown in Fig. 16. The simulated spec-
trum is superimposed with square marks. The largest harmonic
level is 46 dB below the fundamental, which corresponds to
the second harmonic component. High-frequency ringing is ob-
served at the fifth and sixth harmonics in the measured spectrum.
It is due to a parasitic resonance when the transistor is turned on
Fig. 15. Measured output power and dc-to-RF conversion efficiency versus the
gate bias voltage. The applied drain bias voltage is 23 V.
Fig. 16. Measured and simulated output power spectrum. The largest harmonic
is the second, which is at 46 dB below the fundamental.
and off abruptly [25]. The phase noise is 117 dBc/Hz at a fre-
quency offset of 100 kHz.
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VI. CONCLUSION
A systematic technique for the nonlinear design of high-
power switching-mode oscillators has been presented. The tech-
nique is based on the use of an AG on HB. After an initial
quasi-nonlinear design, the AG provides the transistor with the
required input-drive amplitude for switching operation and al-
lows obtaining the contour plots of constant output power and
constant efficiency without affecting the oscillation frequency.
Following this technique, a class-E oscillator has been designed
and characterized. The oscillation startup and the steady-state
stability have been analyzed with pole-zero identification. The
influence of the gate bias voltage on the oscillation power and
efficiency has been investigated, together with the reasons for
the common observation of hysteresis versus the bias. The de-
signed class-E oscillator exhibited 75-W output power with 67%
dc-to-RF conversion efficiency.
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